

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/353,847	07/15/1999	HYUN CHANG LEE	8733/PD-6981	4171	
30827	590 02/12/2003				
MCKENNA LONG & ALDRIDGE LLP			EXAMINER		
1900 K STREI WASHINGTO	ET, NW N, DC 20006		ANYASO, U	ANYASO, UCHENDU O	
			ART UNIT	PAPER NUMBER	
			2675		

DATE MAILED: 02/12/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Application No.	Applicant(s)					
Office Action Summary		09/353,847	LEE ET AL.					
		Examiner	Art Unit					
		Uchendu O Anyaso	2675					
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sheet	with the correspondence address	;				
THE - Exte after - If the - If NO - Failu - Any	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reploperiod for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statuting received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may oly within the statutory minimum of will apply and will expire SIX (6) Note, cause the application to become	r a reply be timely filed thirty (30) days will be considered timely. IONTHS from the mailing date of this communi ABANDONED (35 U.S.C. § 133).	ication.				
1)⊠	Responsive to communication(s) filed on 22	November 2002 .						
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ T	his action is non-final.						
3)	Since this application is in condition for allow closed in accordance with the practice under			rits is				
	ion of Claims	n						
•	Claim(s) 1-26 is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.  Claim(s) is/are allowed.							
·	6) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) <u>1-26</u> is/are rejected.							
	☐ Claim(s) is/are objected to.							
	Claim(s) are subject to restriction and/	or election requirement.						
•	ion Papers							
9)[	The specification is objected to by the Examine	er.						
10)	The drawing(s) filed on is/are: a)☐ acce	epted or b) objected to b	y the Examiner.					
	Applicant may not request that any objection to the	= ' '						
11)	The proposed drawing correction filed on	_ is: a)□ approved b)□	disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.								
•	The oath or declaration is objected to by the E	xaminer.						
-	under 35 U.S.C. §§ 119 and 120							
,—	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.	C. § 119(a)-(d) or (f).					
a)	☐ All b)☐ Some * c)☐ None of:							
	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
* (	3. Copies of the certified copies of the price application from the International Besee the attached detailed Office action for a lis	ureau (PCT Rule 17.2(a)	).	<b>B</b>				
14) 🗌 A	Acknowledgment is made of a claim for domes	tic priority under 35 U.S.	C. § 119(e) (to a provisional appl	ication).				
	<ul> <li>The translation of the foreign language pr Acknowledgment is made of a claim for domes</li> </ul>							
Attachmer	at(s)							
2) Notice	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) D Notice	ew Summary (PTO-413) Paper No(s) of Informal Patent Application (PTO-152)					

Art Unit: 2675

# **DETAILED ACTION**

1. Claims 1-26 are pending in this action.

## Claim Rejections - 35 USC ' 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

3. Claims 1-26 are rejected under 35 U.S.C. 102(e) as being anticipated by Moon et al (US Patent 5,793,346).

Regarding **independent claims 1, 9, 11** and **19**, and for **claims 4-8** and **10**, Moon teaches a circuit and method of clearing a TFT LCD when the external power is removed from the liquid crystal display (column 1, lines 6-12).

Furthermore, Moon teaches a liquid crystal display device, comprising a plurality of data lines, a plurality of thin-film transistor (TFT) liquid crystal display cells electrically coupled to said plurality of data lines and arranged as a first string of TFT

Art Unit: 2675

display cells electrically coupled together by a first gate line and a second string of TFT display cells electrically coupled together by a second gate line, said second string of TFT display cells comprising respective support capacitors therein electrically coupled to said first gate line (column 4, lines 37-48).

Furthermore, Moon teaches a <u>screen clearing circuit 40 connected at an input to</u> the gate driving circuit 10 wherein the controller 30 controls gate driving circuit 10, which supplies <u>gate on/off voltages sequentially through the gate lines to the thin film</u> transistors 70 (column 4, lines 12-23, figure 6 at 10, 30).

Furthermore, the gate on/off generator 50 generates the <u>Voff</u> and <u>Von</u> voltages which are sent to the gate lines by the gate driving circuit 10 (column 4, lines 23-25, figure 6 at 10, 50) wherein the screen clearing circuit 40 is connected to the Voff output of gate on/off generator 50 (column 4, lines 25-26). When the external power is disconnected, the screen clearing circuit 40 operates to discharge <u>the storage</u> <u>capacitors 80</u> connected to the gate lines (column 4, lines 27-29). Elimination of the residual image improves the quality of TFT LCDs. This invention may be used in a wide variety of display devices such as notebook computers, handheld devices, and flat panel television screens (column 4, lines 33-36).

Regarding **claims 2** and **3**, in further discussion of claim 1, Moon teaches how the first voltage level has a lower voltage level than a minimum value of the image signals (see figure 5; see also Abstract).

Art Unit: 2675

Regarding **claims 12-18, 20-26**, in further discussion of claims 11 and 19, Moon teaches an invention that comprises a capacitor of which one end is connected to the external power; a diode of which the anode is connected to the other end of said capacitor, and the cathode is grounded; and a PMOS transistor of which the gate electrode is connected to the anode of said diode and the other end of said capacitor, the source electrode is grounded, and the drain electrode is connected to one end of a support capacitor of a TFT LCD (column 2, lines 10-27).

Furthermore, Moon teaches a means for detecting whether external power has been shut off; charging the support capacitor if the external power is not shut off, and then returning to the first detecting step; discharging the support capacitor if the external power is shut off, and then returning to the first detecting step (column 2, lines 28-35).

#### Response to Arguments

**5.** Applicant's arguments with respect to claims 1-26 have been considered but are moot in view of the new ground(s) of rejection.

In response to all of applicant's arguments, please see rejection above.

### Conclusion

**6.** The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Art Unit: 2675

U.S. Patent 5,248,963 to *Yasui et al* for a method and circuit for erasing a liquid crystal display.

U.S. Patent 6,097,616 to *Iwasaki* for a drive voltage control device having a switching element for a drive voltage supply line and an image forming apparatus using the drive voltage control device.

#### **Contact Information**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Uchendu O. Anyaso whose telephone number is (703) 306-5934. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steve Saras, can be reached at (703) 305-9720.

## Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

## or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

Art Unit: 2675A

Uchendu O. Anyaso

01/26/2003

STEVEN SARAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600

Page 6